RISC-V Addressing and Caches

Discussion 5: September 24, 2018

RISC-V Addressing

We have several addressing modes to access memory (immediate not listed):

- 1. Base displacement addressing adds an immediate to a register value to create a memory address (used for lw, lb, sw, sb).
- 2. PC-relative addressing uses the PC and adds the immediate value of the instruction (multiplied by 2) to create an address (used by branch and jump instructions).
- 3. Register Addressing uses the value in a register as a memory address (jr)
- What is range of 32-bit instructions that can be reached from the current PC using a pranch instruction?

The immediate field of the branch instruction is 12 bits. This field only references addresses that are divisible by 2, so the immediate is multiplied by 2 before being added to the PC. Thus, the branch immediate can move the reference 2-byte instructions that are within $[-2^{11}, 2^{11} - 1]$ instructions of the current PC. The instructions we use, however, are 4 bytes so they reside at addresses that are divisible by 4 net 2. Therefore, we can only reference half as many 4-byte instructions as before, and the range of 4-byte instructions is $[-2^{10}, 2^{10}]$

What is the range of 32-bit instructions that can be reached from the current PC using a jump instruction?

The immediate field of the jump instruction is 20 bits. Similar to above, this immediate is multiplied by 2 before added to the PC to get the final address. Since the immediate is signed, the range of 2-byte instructions that can be referenced is $-2^{19}, 2^{19} - 1$]. As we actually want the number of 4-byte instructions, we actually can reference those within $[2^{18}, 2^{18} - 1]$ instructions of the current PC.

Given the following RISC-V code (and instruction addresses), fill in the blank fields for the following instructions (you'll need your RISC-V green card!).

0x002cff00: loop: add t1, t2, t0 0x002cff04: jal ra, foo

0x002cff08: bne t1, zero, loop

0x002cff2c: foo: jr ra

0x002cff00: loop: add t1, t2, t0 0x002cff04: jal ra, foo

0x002cff08: bne t1, zero, loop

non

4 . . .

0x002cff2c: foo: jr ra

ra=__0x002cff08__

Understanding T/I/O

When working with caches, we have to be able to break down the memory addresses we work with to understand where they fit into our caches. There are three fields:

Tag - Used to distinguish different blocks that use the same index - Number of bits: leftovers

Index - The set that this piece of memory will be placed in - Number of bits: log₂(# of indices)

Offset - The location of the byte in the block - Number of bits: log₂(size of block)

Assume we have a direct-mapped byte-addressed cache with capacity 32B and block size of 8B. Of the 32 bits in each address, which bits do we use to find the index of $Index = 109_2 \left(\frac{32}{8}\right) = 2$ 0 f set = $109_2 \left(8\right) = 3$ the cache to use?

We use the 4^{th} and 5^{th} least significant bit

Which bits are our tag bits? What about our offset?

The offset is 3 bits, and our tag is the remaining high-order bits.

Classify each of the following byte memory accesses as a cache hit (H), cache miss (M), or cache miss with replacement(R). It is probably best to try drawing out the cache before going through so that you can have an easier time seeing the replacements in the cache. The following white space is to do this:

Address tag Figur T/I/O	Hit, Miss, Replace		
0×00000004 QQQQ 0 0 0 0 0	M Comprisery		
0×00000005 QQQ Q Q Q Q	H		
0x000000680110 1 900	M longulary		
0x000000C8 1 0 0 0	R compolery		
0×00000068 01 10 1000	R consult		
0x00000DD 10 1 0	M camp (Buy		
0x00000045 1100 0101	R conpulsory		
0x00000004 (1)0 0 0 1 00	B copacty		
0x000000C8 110 0 1 00 0	a capacity		

•	0x00000004 Index 0, Tag 0: M, Compulsory	ic be
•	0x00000005 Index 0, Tag 0: H	900 -7010-7080
•	0x00000068 Index 1, Tag 3: M, Compulsory	19/1 7/10-2011-7/10
•	0x000000C8 Index 1, Tag 6: R, Compulsory	
•	0x00000068 Index 1, Tag 3: R, Conflict	A CO
•	0x000000DD Index 3, Tag 6: M, Compulsory	(1.0)
•	0x00000045 Index 0, Tag 2: R, Compulsory	

- 4 RISC-V Addressing and Caches
 - \bullet 0x00000004 Index 0, Tag 0: R, Capacity
 - \bullet 0x000000C8 Index 1, Tag 6: R, Capacity

0001101 (0x0D)

3 The 3 C's of Misses

3.1 Classify each M and R above as one of the 3 types of misses described below:

- I. Compulsory: First time you ask the cache for a certain block. A miss that must occur when you first bring in a block. Reduce compulsory misses by having a longer cache lines (bigger blocks), which bring in the surrounding addresses along with our requested data. Can also pre-fetch blocks beforehand using a hardware prefetcher (a special circuit that tries to guess the next few blocks that you will want).
- II. Conflict: Occurs if you hypothetically went through the ENTIRE string of accesses with a fully associative cache and wouldn't have missed for that specific access. Increasing the associativity or improving the replacement policy would remove the miss.
- III. Capacity: The only way to remove the miss is to increase the cache capacity, as even with a fully associative cache, we had to kick a block out at some point.

Note: There are many different ways of fixing misses. The name of the miss doesn't necessarily tell us the best way to reduce the number of misses.

4 Extra Practise

Bits of address

4.1

In the following diagrams, each blank box represents 1 byte (8 bits) of data. All of memory is byte addressed. Let's say we have a 8192KiB cache with an 128B block size, how many bits are in tag, index, and offset? What parts of the address of 0xFEEDF00D fit into which sections?

	Tag	Index	Offset	7
Number of bits				
Bits of address				1
32-16	5-7=97	1/	d'	,
	Tag	Index	Offset	
Number of bits	9	16	7	

11011011111100000 (0xDBE0)

[4.2] Now fill in the table below. Assume that we have a write-through cache, so the number of bits per row includes only the cache data, the tag, and the valid bit.

1111111101 (0x1FD)

Address size (bits)	Cache Size	Block Size	Tag Bits	Index Bits	Offset Bits	Bits per row
16	4KiB	4B				
32	32KiB	16B				
32			16	12		
64	2048KiB		CONTRACTOR WITH COMMAND SOURCE OF THE COMMAN	14		1068

if not seen block before:

= 7 (on pulovy

else it from study folly associative,

if miss was avoided

con finite. To Bs

es else:

a copulary.

RISC-V Addressi	ing and Caches	90210			Blac	herre
Address size (bits)	Cache Size	Block Size	Tag Bits	Index Bits	Offset Bits	Bits per row
16	4KiB	4B	4	10	2	32 + 4 + 1 = 37
32	32KiB	16B	17	11	4	128 + 17 + 1 = 146
32	64KiB	16B	16	12	4	128 + 16 + 1 = 145
64	2048KiB	128B	43	14	7	1068
				A	1	

offset bits In the lifts
- non blocks Blicksize
Holahs