
CALL, RISC-V Procedures

Discussion 5: September 30, 2019

1 CALL

The following is a diagram of the CALL stack detailing how C programs are built and executed by machines:



- 1.1 What is the Stored Program concept and what does it enable us to do?
- How many passes through the code does the Assembler have to make? Why?
- 1.3 Describe the six main parts of the object files outputed by the Assembler (Header, Text, Data, Relocation Table, Symbol Table, Debugging Information).
- 1.4 Which step in CALL resolves relative addressing? Absolute addressing?

2 Assembling RISC-V

Let's say that we have a C program that has a single function sum that computes the sum of an array. We've compiled it to RISC-V, but we haven't assembled the RISC-V code yet.

```
.import print.s
                                  # print.s is a different file
    .data
    array: .word 1 2 3 4 5
    .text
    sum:
            la t0, array
            li t1, 4
            mv t2, x0
            blt t1, x0, end
    loop:
            slli t3, t1, 2
9
            addi t3, t0, t3
10
            lw t3, 0(t3)
11
            add t2, t2, t3
12
            addi t1, t1, -1
13
            j loop
    end:
            mv a0, t2
15
            jal ra, print_int
                                  # Defined in print.s
16
```

2.1 Which lines contain pseudoinstructions that need to be converted to regular RISC-V instructions?

2.2 For the branch/jump instructions, which labels will be resolved in the first pass of the assembler? The second?

Let's assume that the code for this program starts at address 0x00061C00. The code below is labelled with its address in memory (think: why is there a jump of 8 between the first and second lines?).

```
1 0x00061C00: sum: la t0, array
2 0x00061C08: li t1, 4
3 0x00061C0C: mv t2, x0
4 0x00061C10: loop: blt t1, x0, end
5 0x00061C14: slli t3, t1, 2
6 0x00061C18: addi t3, t0, t3
7 0x00061C1C: lw t3, 0(t3)
```

8 0x00061C20: add t2, t2, t3
9 0x00061C24: addi t1, t1, -1

10 0x00061C28: j loop11 0x00061C2C: end: mv a0, t2

12 0x00061C30: jal ra, print_int

2.3 What is in the symbol table after the assembler makes its passes?

2.4 What's contained in the relocation table?

3 RISC-V Addressing

We have several addressing modes to access memory (immediate not listed):

- 1. Base displacement addressing adds an immediate to a register value to create a memory address (used for lw, lb, sw, sb).
- 2. PC-relative addressing uses the PC and adds the immediate value of the instruction (multiplied by 2) to create an address (used by branch and jump instructions).
- 3. Register Addressing uses the value in a register as a memory address. For instance, jalr, jr, and ret, where jr and ret are just pseudoinstructions that get converted to jalr.
- 3.1 What is range of 32-bit instructions that can be reached from the current PC using a branch instruction?
- 3.2 What is the range of 32-bit instructions that can be reached from the current PC using a jump instruction?
- 3.3 Given the following RISC-V code (and instruction addresses), fill in the blank fields for the following instructions (you'll need your RISC-V green card!).

4 ...

RV64I BASE INTEC	NTE(FMT	SER INSTRUCTIONS, in alp NAME	(in Verilog)	NOTE	OPCODES MNEMONIC	OPCODES IN NUMERICAL ORDER BY OPCODE MNEMONIC FMT OPCODE FUNCT3 FI ORDER 1 0000011 000	OPCODE 00000011	R BY OPCC FUNCT3)DE FUNCT7 OR IMM HEXADECIMAL 03/0	HEXADECIMAL 03/0
add, addw	~	ADD (Word)		1	1h	I	0000011	001		03/1
שוקסקי וקספ	: -	ote (Word)		· =	lw	Ι	0000011	010		03/2
ממתד/ ממתד	٦ ,	IIIIIIIoulato (wold)	7[14] 7[151] ·	(,	ld ,	п,	0000011	011		03/3
and	노 +		K[id] = K[ist] & K[isz]		ng T	- -	0000011	101		03/5
andi	_		K[rd] = K[rs1] & mm		lwu		0000011	110		03/6
auipc	n	Add Upper Immediate to PC	$R[rd] = PC + \{imm, 12'b0\}$		addi		0010011	000		13/0
þed	SB	Branch EQual	if(R[rs1]==R[rs2) PC=PC+{imm.1b*0}		slli slti	-	0010011	001	0000000	13/1/00 13/2
pde	SB	Branch Greater than or Equal	if(R[rs1] > = R[rs2)		sltiu		0010011	011		13/3
			$PC=PC+\{imm,1b'0\}$	i	srli		0010011	101	0000000	13/5/00
pden	SB	Branch Unsigned	if(R[rs1]>=R[rs2) DC=DC+ (imm 1k/0)	2)	srai	п -	0010011	101	0100000	13/5/20
46.7	ç		rC=rC+{!!!!!!!,100} :evp[:117p[3) pC=bC+ (: 1k'0)		andi		0010011	111		13/7
DIT	SB		11(K[1S1] <k[1sz) fc="FC+{1111111,100}<br">:enf:17-pf2) pC=pC+ (: 11-0)</k[1sz)>	6	auipc	n	0010111			17
bitu	S C	Branch Less Than Unsigned	11(K[1S1]~K[1SZ) FC=FC+{1111111,100} i470[:11]=D[:2) PC=PC+{imm 1h/0}	(1	addiw		0011011	000	000000	1B/1/00
Ohrosk	op I	AV	Items of the second of the sec		srliw	· I	0011011	101	0000000	1B/5/00
ebleak	٠.				sraiw	Ι	0011011	101	0100000	1B/5/20
ecall	- E	Environment CALL	Printer control to operating system Printer Dr. 4: Printer Comm. 14:0)		as de	s s	0100011	000		23/0
Jal	3 ,		$K[rd] = FC + 4$; $FC = FC + \{mm, 100\}$	ć	N N	n v	0100011	010		23/2
jalr	_	Jump & Link Register	R[rd] = PC+4; $PC = R[rs1] + mm$	(c (sd	s s	0100011	011		23/3
1b	П	Load Byte	$R[rd] = \frac{1}{2} \left(\frac{1} \left(\frac{1}{2} \left(\frac{1}{2} \left(\frac{1}{2} \left(\frac{1}{2} \left(\frac{1}{2} \left(\frac{1}$	4)	add	≃ :	0110011	000	0000000	33/0/00
;	,		{56'bM[](/),M[K[rs1]+mm](/:0)}		dus	≃ º	0110011	000	0000000	33/0/20
lbu	ц,	Load Byte Unsigned	$R[rd] = \{56'b0, M[K[rs1] + mm](7'0)\}$		sit	∠ ≃	0110011	010	0000000	33/2/00
ld	П	Load Doubleword	R[rd] = M[R[rs1] + mm](63:0)	;	sltu	~	0110011	011	0000000	33/3/00
lh	П	Load Halfword	R[rd] =	4)	xor	Z i	0110011	100	0000000	33/4/00
;	,		{48'bM[](15),M[K[rs1]+imm](15:0)}		Srl	× ×	0110011	101	0100000	33/5/20
lhu	_	Load Halfword Unsigned	$R[rd] = \{48'b0, M[K[rs1] + mm](15:0)\}$		or	: ~	0110011	110	0000000	33/6/00
lui	D	Load Upper Immediate	$R[rd] = \{326 \text{ imm} < 31 >, \text{ imm}, 12'60\}$;	and	2	0110011	111	0000000	33/7/00
lw	П	Load Word	$R[rd] = \frac{R[rd]}{R}$	4)	lui addw	D ₩	0110111	000	0000000	3/ 3B/0/00
			{32'bM[](31),M[K[IS1]+1mm](31:0)}		wqns	* *	0111011	000	0100000	3B/0/20
lwu	Н 1	Load Word Unsigned	$R[rd] = \{32'60, M[R[rs1] + mm](31:0)\}$		sllw	2	0111011	001	0000000	3B/1/00
or	×	OR			Srlw	~ 0	0111011	101	010000	3B/5/00
ori	Т	OR Immediate	$R[rd] = R[rs1] \mid nmn$		bed	SB	1100011	000		63/0
qs	S	Store Byte	M[R[rs1]+imm](7:0) = R[rs2](7:0)		pue	SB	1100011	001		63/1
ps	S	Store Doubleword	M[R[rs1]+imm](63:0) = R[rs2](63:0)		blt bão	SB	1100011	100		63/4
sh	S	Store Halfword	M[R[rs1]+imm](15:0) = R[rs2](15:0)		bge bltu	SB	1100011	110		63/6
sll,sllw	×	Shift Left (Word)	$R[rd] = R[rs1] \Leftrightarrow R[rs2]$	1)	paen	SB	1100011	111		63/7
slli, slliw	Ι	Shift Left Immediate (Word)		<u>1</u>	jalr	- 5	1100111	000		67/0
slt	R	Set Less Than	R[rd] = (R[rs1] < R[rs2])? 1:0		jai ecall	<u>-</u>	1110011	000	000000000000	73/0/000
slti	Ι	Set Less Than Immediate			ebreak	I	1110011	000	00000000001	73/0/001
sltiu	Ι	Set < Immediate Unsigned	R[rd] = (R[rs1] < imm) ? 1 : 0	2)	Notes: 1)	The Word versio	n only operates o	n the rightmos	The Word version only operates on the rightmost 32 bits of a 64-bit registers	sters
sltu	R	Set Less Than Unsigned	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0	5)	5.6	Operation assum The least signific	Operation assumes unsigned integers (instead of 2's compleme) The least significant hit of the bounch address in ialu is set to 0	ers (instead o	Operation assumes unsigned integers (instead of 2's complement) The least cionificant hit of the bounds address in igh is eat to 0	
sra, sraw	R	Shift Right Arithmetic (Word)		1,5)	9,4	(signed) Load in	structions extend	the sign bit of	signed) Load instructions extend the sign bit of data to fill the 64-bit register	zister
srai,sraiw	Ι	Shift Right Arith Imm (Word)		1,5)	₹.	Replicates the sig	Replicates the sign bit to fill in the leftmost bits of th	leftmost bits	Replicates the sign bit to fill in the leftmost bits of the result during right shift	shift
srl,srlw	2	Shift Right (Word)		<u> </u>	30	The Single versic	operana signea on does a single-p	una one unsig recision oper	examply, min one operana signed and one unsigned. The Single version does a single-precision operation using the rightmost 32 bits of a 64-	32 bits of a 64-
srli, srliw	Т ,	Shift Right Immediate (Word)		<u>(</u>	Ó	bit F register				
mqns'qns	₩	SUBtract (Word)	R[rd] = R[rs1] - R[rs2]	(1	8	Classify writes a denorm,)	10-bit mask to sh	ow which pro	Ciassify writes a 10-bit mask to show which properties are true (e.g., -inf, -0,+0, +inf, denorm,)	$y_{1}, -0, +0, +inf,$
SW	s s	Store Word			6	Atomic memory of	operation; nothin	g else can inte	Atomic memory operation; nothing else can interpose itself between the read and the	read and the
xor	⊻,	XOK			The	write of the memory location The immediate field is sign-extended in RISC_V	ory location s sign-extended in	A DSIG		
xori	Т	XOR Immediate	$R[rd] = R[rs1] \wedge mm$		1	Illinediate peta i	S SIKII-CAICIIUCU II	1 M3C-1		

PSEUDO INSTRUCTIONS

MNEMONIC	NAME	DESCRIPTION	USES
zbedz	Branch = zero	$II(K[rs1]==0) PC=PC+\{imm,16'0\}$	bed
pnez	Branch \neq zero	$if(R[rs1]!=0) PC=PC+\{imm,1b'0\}$	pne
fabs.s, fabs.d	Absolute Value	F[rd] = (F[rs1] < 0) ? -F[rs1] : F[rs1]	fsgnx
fmv.s,fmv.d	FP Move	F[rd] = F[rs1]	fsgnj
fueg.s,fneg.d	FP negate	$F[rd] = -\overline{F}[rs1]$	fsgnjn
·	Jump	$PC = \{imm, 1b'0\}$	jal
jr	Jump register	PC = R[rs1]	jalr
la	Load address	R[rd] = address	auipc
li	Load imm	R[rd] = imm	addi
mv	Move	R[rd] = R[rs1]	addi
neg	Negate	R[rd] = -R[rs1]	qns
dou	No operation	R[0] = R[0]	addi
not	Not	$R[rd] = \sim R[rs1]$	xori
ret	Return	PC = R[1]	jalr
sedz	Set = zero	R[rd] = (R[rs1] == 0) ? 1 : 0	sltiu
snez	Set \neq zero	R[rd] = (R[rs1]! = 0) ? 1 : 0	sltu
ARITHMETIC	ARITHMETIC CORE INSTRUCTION SET	FION SET	9

ARITHMETIC CORE INSTRUCTION SET RV64M Multiply Extension

¥	K V 64M Multiply Extension	on			
Σ	MNEMONIC	FMT	"MT NAME	DESCRIPTION (in Verilog)	NOTE
mı	mul, mulw	R	R MULtiply (Word)	R[rd] = (R[rs1] * R[rs2])(63:0)	(1
m	mulh	R	R MULtiply High	R[rd] = (R[rs1] * R[rs2])(127:64)	
m	mulhu	R	MULtiply High Unsigned	R MULtiply High Unsigned $R[rd] = (R[rs1] * R[rs2])(127:64)$	2)
m	mulhsu	R	MULtiply upper Half Sign/Uns	$\mathrm{MULiply} \ \mathrm{upper} \ \mathrm{Half Sign} \mathrm{Uns} \ R[rd] = (R[rs1] \ * \ R[rs2]) (127.64)$	(9
β	div, divw	R	DIVide (Word)	R[rd] = (R[rs1] / R[rs2])	(1
β	divu	R	DIVide Unsigned	R[rd] = (R[rs1] / R[rs2])	2)
re	rem, remw	R	REMainder (Word)	R[rd] = (R[rs1] % R[rs2])	(1
re	remu,remuw	\approx	R REMainder Unsigned (Word)	R[rd] = (R[rs1] % R[rs2])	1,2)

ntic Extensio RV64A Ator

MYOGAA Afonitic Extension amoadd.w,amoadd.d R ADD amoaxu.w,amomaxu.d R MAXimum amomin.w,amomin.d R MINimum amoorinu.w,amoorinu.d R MINimum amoorinu.w,amoor.d R OR amoor.w,amoor.d R OR amoswap.w,amoswap.d R SWAP amoxor.w,amoxor.d R SWAP amoxor.w,amoxor.d R SWAP sc.w,sc.d R Store Conditional sc.w,sc.d R Store Conditional
--

CORE INSTRICTION FORMATS

SS	ORE INSTRUCTION FORMATS		5	Ϋ́	AIS									
	31	27 26 25 24 20 19 15 14 12	6 25	2	24	20	19	15	14	12	11	7	9	
×	nJ	funct7		\vdash	rs2		rs1		funct3	t3	rd		Opcode	
Ι		imm[11:0]	1:0]				rs1		funct3	:t3	rd		Opcode	
S	nmi	imm[11:5]		\vdash	rs2		rs1		funct3	:t3	imm[4:0]	:0]	opcode	
\mathbf{SB}]mmi	mm[12 10:5]			rs2		rs1		funct3	:t3	imm[4:1 11	[11]	opcode	
n				imn	imm[31:12]	2]					rd		opcode	
\mathbf{U}			imm[20 1	imm[20 10:1 11 19:12	119:1	2]				rd		obcode	
														l

REGISTER NAME, USE, CALLING CONVENTION

@

ointer turn values Keturn values	REGISTER NAM	E, USE, CALLIN	REGISTER NAME, USE, CALLING CONVENTION	ூ
zero	REGISTER	NAME	USE	SAVER
ra sp gp tp tp-tc-tr s0/fp s1 a0-a1 a2-a7 s2-s11 t3-t6 ft0-ft7 fs0-fs1 fa0-fa1 fa0-fa1 fs0-fs1 fs0-fs1 fs0-fs1 fs0-fs1	0×	zero	The constant value 0	N.A.
8p 9p tp t0-t2 s0/fp s1 s1 s0-s1 s2-s1 t3-fc ft0-ft7 fs0-fs1 fs0-fs1 fs0-fs1 fs2-fs1 fs2-fs1 fs8-fs11	x1	ra	Return address	Caller
9P tp t0-t2 s0/fp s1 s1 a0-a1 a2-a7 s2-s11 t3-t6 ft0-ft7 fs0-fs1 fa0-fs1 fa2-fs1 fs2-fs1 fs2-fs1 fs8-fs11	x2	ďs	Stack pointer	Callee
tp t0-t2 s0/fp s1 s1 a0-a1 a2-a7 s2-s11 t3-t6 ft0-ft7 fs0-fs1 fa2-fa7 fs2-fs11 ft8-ft11	x3	ďb	Global pointer	1
t0-t2 s0/fp s1 a0-a1 a2-a7 s2-s11 t3-t6 ft0-ft7 fs0-fs1 fa0-fa1 fa2-fs1 fs2-fs1 fs2-fs1 fs8-fs11 ft8-fs11	ħΧ	tp	Thread pointer	
\$0/fp \$1 \$1 \$0-a1 \$2-a7 \$2-a1 \$2-f6 ft0-ft7 fs0-fs1 fa0-fa1 fa0-fa1 fs2-fs11 fs2-fs11 fs8-fe11	x5-x7	t0-t2	Temporaries	Caller
s1 a0-a1 a2-a7 s2-s11 t3-t6 ft0-ft7 fs0-fs1 fa0-fa1 fs2-fs1 fs2-fs1 ft8-ft11	8×	dJ/0s	Saved register/Frame pointer	Callee
a0-a1 a2-a7 s2-s11 t3-t6 ft0-ft7 fs0-fs1 fa0-fa1 fs2-fs11 ft8-ft11	6×	s1	Saved register	Callee
a2-a7 s2-s11 t3-f6 ft0-ft7 fs0-fs1 fa2-fa7 fs2-fs11 ft8-ft11	x10-x11	a0-a1	Function arguments/Return values	Caller
\$2-\$11 13-t6 ftO-ft7 f\$0-f\$1 fa0-fa1 f\$2-fa7 f\$2-f\$11 f\$8-f\$11	x12-x17	a2-a7	Function arguments	Caller
t3-t6 ft0-ft7 fs0-fs1 fa0-fs1 fa2-fa7 fs2-fs11 ft8-ft11	x18-x27	s2-s11	Saved registers	Callee
ft0-ft7 fs0-fs1 fa0-fa1 fa2-fa7 fs2-fs11 ft8-ft11	x28-x31	t3-t6	Temporaries	Caller
fs0-fs1 fa0-fa1 fa2-fa7 fs2-fs11 ft8-ft11	f0-f7	ft0-ft7	FP Temporaries	Caller
fa0-fa1 fa2-fa7 fs2-fs11 ft8-ft11	6J-8J	fs0-fs1	FP Saved registers	Callee
fa2-fa7 fs2-fs11 ft8-ft11	f10-f11	fa0-fa1	FP Function arguments/Return values	Caller
fs2-fs11 ft8-ft11	£12-£17	fa2-fa7	FP Function arguments	Caller
ft8-ft11	f18-f27	fs2-fs11	FP Saved registers	Callee
1-1-1- 1-1-1-1	£28-£31	ft8-ft11	R[rd] = R[rs1] + R[rs2]	Caller

LEEE 754 FLOATING-POINT STANDARD

(-1)⁸ × (1 + Fraction) × 2^(Exponent - Bias)
where Half-Precision Bias = 15, Single-Precision Bias = 127,
Double-Precision Bias = 1023, Quad-Precision Bias = 16383
IEEE Half., Single., Double., and Quad-Precision Formats:

					0	:	
		Fraction	0	Fraction		Fraction	111
Fraction	0	1	23 22		52 51	ent	112 111
Exponent F	4 10 9	Exponent		Exponent	2	Exponent	56
s	15 14	s	31 30	S	63 62	S	127 126
					' '		•

2,9) 6

6 6 6 2,9) 6 66

MEMORY ALLOCATION		_	STACE	STACK FRAME
SP — 0000 003f ffff fff0 _{hex}	Stack		:	Higher
	-		Argument 9 Memory	Memory
	-		Argument 8 Addresses	Addresses
	<u></u>	<u>↑</u>		
	_		Saved Registers	110
П	Dynamic Data			Stack
0000 0000 1000 0000 _{hex}	Static Data		Local Variables	swo_
		9		>
PC - 0000 0000 0040 0000 _{hex}	iext 5	_		Lower
Овек	Reserved			Memory Addresses

SIZE PREFIXES AND SYMBOLS SIZE | normal

SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
10^{3}	Kilo-	Х	210	Kibi-	Ki
10^{6}	Mega-	M	2^{20}	Mebi-	Mi
10^{9}	Giga-	Ð	2^{30}	Gibi-	!S
10^{12}	Tera-	L	2 ⁴⁰	Tebi-	IL
10^{15}	Peta-	J.	2^{50}	Pebi-	Pi
10^{18}	Exa-	Е	2^{60}	Exbi-	Ei
10^{21}	Zetta-	Z	2 ⁷⁰	Zebi-	ΙΖ
10^{24}	Yotta-	Y	2^{80}	Yobi-	Υi
10^{-3}	milli-	m	10^{-15}	femto-	J
10^{-6}	micro-	η	10^{-18}	atto-	а
10^{-9}	nano-	u	10^{-21}	zepto-	Z
10.12	nico-	۲	10-24	vocto-	Λ