


1 CALL

The following is a diagram of the CALL stack detailing how C programs are built and executed by machines:



- 1.1 What is the Stored Program concept and what does it enable us to do?
- 1.2 How many passes through the code does the Assembler have to make? Why?
- 1.3 Describe the six main parts of the object files outputted by the Assembler (Header, Text, Data, Relocation Table, Symbol Table, Debugging Information).
- 1.4 Which step in CALL resolves relative addressing? Absolute addressing?

2 Assembling RISC-V

Let's say that we have a C program that has a single function `sum` that computes the sum of an array. We've compiled it to RISC-V, but we haven't assembled the RISC-V code yet.

```

1  .import print.s           # print.s is a different file
2  .data
3  array: .word 1 2 3 4 5
4  .text
5  sum:   la t0, array
6         li t1, 4
7         mv t2, x0
8  loop:  blt t1, x0, end
9         slli t3, t1, 2
10        addi t3, t0, t3
11        lw t3, 0(t3)
12        add t2, t2, t3
13        addi t1, t1, -1
14        j loop
15  end:   mv a0, t2
16        jal ra, print_int # Defined in print.s

```

2.1 Which lines contain pseudoinstructions that need to be converted to regular RISC-V instructions?

2.2 For the branch/jump instructions, which labels will be resolved in the first pass of the assembler? The second?

Let's assume that the code for this program starts at address `0x00061C00`. The code below is labelled with its address in memory (think: why is there a jump of 8 between the first and second lines?).

```

1  0x00061C00: sum:   la t0, array
2  0x00061C08:       li t1, 4
3  0x00061C0C:       mv t2, x0
4  0x00061C10: loop:  blt t1, x0, end
5  0x00061C14:       slli t3, t1, 2
6  0x00061C18:       addi t3, t0, t3
7  0x00061C1C:       lw t3, 0(t3)

```

```

8 0x00061C20:      add t2, t2, t3
9 0x00061C24:      addi t1, t1, -1
10 0x00061C28:     j loop
11 0x00061C2C: end:  mv a0, t2
12 0x00061C30:     jal ra, print_int

```

2.3 What is in the symbol table after the assembler makes its passes?

2.4 What's contained in the relocation table?

3 RISC-V Addressing

We have several *addressing modes* to access memory (immediate not listed):

1. Base displacement addressing adds an immediate to a register value to create a memory address (used for lw, lb, sw, sb).
2. PC-relative addressing uses the PC and adds the immediate value of the instruction (multiplied by 2) to create an address (used by branch and jump instructions).
3. Register Addressing uses the value in a register as a memory address. For instance, jalr, jr, and ret, where jr and ret are just pseudoinstructions that get converted to jalr.

3.1 What is range of 32-bit instructions that can be reached from the current PC using a branch instruction?

3.2 What is the range of 32-bit instructions that can be reached from the current PC using a jump instruction?

3.3 Given the following RISC-V code (and instruction addresses), fill in the blank fields for the following instructions (you'll need your RISC-V green card!).

```

1 0x002cfff0: loop: add t1, t2, t0      |_____|_____|_____|_____|_____|__0x33__|
2 0x002cfff4:      jal ra, foo                    |_____|_____|_____|_____|_____|__0x6F__|
3 0x002cfff8:      bne t1, zero, loop            |_____|_____|_____|_____|_____|__0x63__|
4 ...
5 0x002cfff2c: foo: jr ra                      ra = _____

```

RV64I BASE INTEGER INSTRUCTIONS, in alphabetical order

| MNEMONIC | FMT | NAME | DESCRIPTION (in Verilog) | NOTE |
|-------------|-----|-------------------------------|---|------|
| add, addw | R | ADD (Word) | $R[rd] = R[rs1] + R[rs2]$ | 1) |
| addi, addiw | I | ADD Immediate (Word) | $R[rd] = R[rs1] + imm$ | 1) |
| and | R | AND | $R[rd] = R[rs1] \& R[rs2]$ | |
| andi | I | AND Immediate | $R[rd] = R[rs1] \& imm$ | |
| auipc | U | Add Upper Immediate to PC | $R[rd] = PC + \{imm, 12'b0\}$ | |
| beq | SB | Branch Equal | if($R[rs1] == R[rs2]$) $PC = PC + \{imm, 1b'0\}$ | |
| bge | SB | Branch Greater than or Equal | if($R[rs1] >= R[rs2]$) $PC = PC + \{imm, 1b'0\}$ | 2) |
| bgeu | SB | Branch \geq Unsigned | if($R[rs1] >= R[rs2]$) $PC = PC + \{imm, 1b'0\}$ | 2) |
| blt | SB | Branch Less Than | if($R[rs1] < R[rs2]$) $PC = PC + \{imm, 1b'0\}$ | |
| bltu | SB | Branch Less Than Unsigned | if($R[rs1] < R[rs2]$) $PC = PC + \{imm, 1b'0\}$ | 2) |
| bne | SB | Branch Not Equal | if($R[rs1] != R[rs2]$) $PC = PC + \{imm, 1b'0\}$ | |
| ebreak | I | Environment BREAK | Transfer control to debugger | |
| ecall | I | Environment CALL | Transfer control to operating system | |
| jal | UJ | Jump & Link | $R[rd] = PC + 4; PC = PC + \{imm, 1b'0\}$ | |
| jalr | I | Jump & Link Register | $R[rd] = PC + 4; PC = R[rs1] + imm$ | 3) |
| lb | I | Load Byte | $R[rd] = \{56'bM[7], M[R[rs1] + imm](7:0)\}$ | 4) |
| lbu | I | Load Byte Unsigned | $R[rd] = \{56'b0, M[R[rs1] + imm](7:0)\}$ | |
| ld | I | Load Doubleword | $R[rd] = M[R[rs1] + imm](63:0)$ | |
| lh | I | Load Halfword | $R[rd] = \{48'bM[15], M[R[rs1] + imm](15:0)\}$ | 4) |
| lhu | I | Load Halfword Unsigned | $R[rd] = \{48'b0, M[R[rs1] + imm](15:0)\}$ | |
| lui | U | Load Upper Immediate | $R[rd] = \{32b'imm < 31, imm, 12'b0\}$ | |
| lw | I | Load Word | $R[rd] = \{32'bM[31], M[R[rs1] + imm](31:0)\}$ | 4) |
| lwu | I | Load Word Unsigned | $R[rd] = \{32'b0, M[R[rs1] + imm](31:0)\}$ | |
| or | R | OR | $R[rd] = R[rs1] R[rs2]$ | |
| ori | I | OR Immediate | $R[rd] = R[rs1] imm$ | |
| sb | S | Store Byte | $M[R[rs1] + imm](7:0) = R[rs2](7:0)$ | |
| sd | S | Store Doubleword | $M[R[rs1] + imm](63:0) = R[rs2](63:0)$ | |
| sh | S | Store Halfword | $M[R[rs1] + imm](15:0) = R[rs2](15:0)$ | |
| sll, sllw | R | Shift Left (Word) | $R[rd] = R[rs1] \ll R[rs2]$ | 1) |
| slli, slliw | I | Shift Left Immediate (Word) | $R[rd] = R[rs1] \ll imm$ | 1) |
| slt | R | Set Less Than | $R[rd] = (R[rs1] < R[rs2]) ? 1 : 0$ | |
| slti | I | Set Less Than Immediate | $R[rd] = (R[rs1] < imm) ? 1 : 0$ | 2) |
| sltiu | I | Set < Immediate Unsigned | $R[rd] = (R[rs1] < imm) ? 1 : 0$ | 2) |
| sltu | R | Set Less Than Unsigned | $R[rd] = (R[rs1] < R[rs2]) ? 1 : 0$ | 1,5) |
| sra, sraw | R | Shift Right Arithmetic (Word) | $R[rd] = R[rs1] >>> R[rs2]$ | |
| srai, sraw | I | Shift Right Arith Imm (Word) | $R[rd] = R[rs1] >>> imm$ | |
| srl, srlw | R | Shift Right (Word) | $R[rd] = R[rs1] >> R[rs2]$ | |
| sri, srliw | I | Shift Right Immediate (Word) | $R[rd] = R[rs1] >>> imm$ | 1) |
| sub, subw | R | SUBtract (Word) | $R[rd] = R[rs1] - R[rs2]$ | 1) |
| sw | S | Store Word | $M[R[rs1] + imm](31:0) = R[rs2](31:0)$ | |
| xor | R | XOR | $R[rd] = R[rs1] \wedge R[rs2]$ | |
| xori | I | XOR Immediate | $R[rd] = R[rs1] \wedge imm$ | 1) |

OPCODES IN NUMERICAL ORDER BY OPCODE

| MNEMONIC | FMT | OPCODE | FUNCT3 | FUNCT7 OR IMM | HEXADECIMAL |
|----------|-----|---------|--------|---------------|-------------|
| lb | I | 0000011 | 001 | | 03/0 |
| lh | I | 0000011 | 001 | | 03/1 |
| lw | I | 0000011 | 010 | | 03/2 |
| ld | I | 0000011 | 011 | | 03/3 |
| lbu | I | 0000011 | 100 | | 03/4 |
| lhu | I | 0000011 | 101 | | 03/5 |
| lwu | I | 0000011 | 110 | | 03/6 |
| addi | I | 0010011 | 000 | | 13/0 |
| slli | I | 0010011 | 001 | | 13/1/00 |
| slti | I | 0010011 | 010 | | 13/2 |
| sltiu | I | 0010011 | 011 | | 13/3 |
| xori | I | 0010011 | 100 | | 13/4 |
| srli | I | 0010011 | 101 | | 13/5/00 |
| srai | I | 0010011 | 101 | | 13/5/20 |
| ori | I | 0010011 | 110 | | 13/6 |
| andi | I | 0010011 | 111 | | 13/7 |
| auipc | U | 0010111 | | | 17 |
| addiw | I | 0011011 | 000 | | 1B/0 |
| slliw | I | 0011011 | 001 | | 1B/1/00 |
| srliw | I | 0011011 | 010 | | 1B/5/00 |
| sraiw | I | 0011011 | 011 | | 1B/5/20 |
| sb | S | 0100011 | 000 | | 23/0 |
| sh | S | 0100011 | 001 | | 23/1 |
| sw | S | 0100011 | 010 | | 23/2 |
| sd | S | 0100011 | 011 | | 23/3 |
| add | R | 0110011 | 000 | | 0000000 |
| sub | R | 0110011 | 000 | | 33/0/00 |
| sll | R | 0110011 | 001 | | 0100000 |
| slt | R | 0110011 | 010 | | 33/1/00 |
| sltu | R | 0110011 | 011 | | 0000000 |
| xor | R | 0110011 | 100 | | 33/2/00 |
| srl | R | 0110011 | 101 | | 0000000 |
| sra | R | 0110011 | 101 | | 33/4/00 |
| or | R | 0110011 | 110 | | 0000000 |
| and | R | 0110011 | 111 | | 33/5/00 |
| lui | U | 0110111 | | | 33/5/20 |
| addw | R | 0111011 | 000 | | 0000000 |
| subw | R | 0111011 | 000 | | 37 |
| sllw | R | 0111011 | 001 | | 3B/0/00 |
| srlw | R | 0111011 | 001 | | 3B/0/20 |
| sraw | R | 0111011 | 001 | | 3B/1/00 |
| beq | SB | 1100011 | 000 | | 0000000 |
| bne | SB | 1100011 | 001 | | 3B/5/00 |
| blt | SB | 1100011 | 100 | | 0000000 |
| bge | SB | 1100011 | 101 | | 3B/5/20 |
| bltu | SB | 1100011 | 110 | | 0000000 |
| bgeu | SB | 1100011 | 111 | | 3B/5/00 |
| jalr | I | 1100111 | 000 | | 63/0 |
| jal | I | 1101111 | | | 63/1 |
| ecall | I | 1110011 | | | 63/4 |
| ebreak | I | 1110011 | | | 63/5 |
| | | | | | 63/6 |
| | | | | | 63/7 |
| | | | | | 67/0 |
| | | | | | 6F |
| | | | | | 73/0/000 |
| | | | | | 73/0/001 |

- Notes: 1) The Word version only operates on the rightmost 32 bits of a 64-bit registers
2) Operation assumes unsigned integers (instead of 2's complement)
3) The least significant bit of the branch address in jalr is set to 0
4) (signed) Load instructions extend the sign bit of data to fill the 64-bit register
5) Replicates the sign bit to fill in the leftmost bits of the result during right shift
6) Multiply with one operand signed and one unsigned
7) The Single version does a single-precision operation using the rightmost 32 bits of a 64-bit F register
8) Classify registers a 10-bit mask to show which properties are true (e.g., -inf, -0, +0, +inf, denorm, ...)
9) Atomic memory operation; nothing else can interpose itself between the read and the write of the memory location
The immediate field is sign-extended in RISC-V

PSEUDO INSTRUCTIONS

| MNEMONIC | NAME | DESCRIPTION | USES |
|----------------|----------------|---|--------|
| beqz | Branch = zero | if(R[rs1]==0) PC=PC+{imm,1b'0} | beq |
| bnez | Branch ≠ zero | if(R[rs1]! = 0) PC=PC+{imm,1b'0} | bne |
| fabs.s, fabs.d | Absolute Value | F[rd] = (F[rs1] < 0) ? -F[rs1] : F[rs1] | fsgnx |
| fmv.s, fmv.d | FP Move | F[rd] = F[rs1] | fsgnj |
| fneg.s, fneg.d | FP negate | F[rd] = -F[rs1] | fsgnjn |
| j | Jump | PC = {imm,1b'0} | jal |
| jr | Jump register | PC = R[rs1] | jalr |
| la | Load address | R[rd] = address | auipc |
| li | Load imm | R[rd] = imm | addi |
| mv | Move | R[rd] = R[rs1] | add |
| neg | Negate | R[rd] = -R[rs1] | sub |
| nop | No operation | R[0] = R[0] | addi |
| not | Not | R[rd] = ~R[rs1] | xori |
| ret | Return | PC = R[11] | jalr |
| seqz | Set = zero | R[rd] = (R[rs1] == 0) ? 1 : 0 | sltiu |
| snez | Set ≠ zero | R[rd] = (R[rs1] != 0) ? 1 : 0 | sltu |

ARITHMETIC CORE INSTRUCTION SET

RV64M Multiply Extension

| MNEMONIC | FMT NAME | DESCRIPTION (in Verilog) | NOTE |
|-------------|--------------------------------|-----------------------------------|------|
| mul, mulw | R MULtiply (Word) | R[rd] = (R[rs1] * R[rs2])(63:0) | 1) |
| mulh | R MULtiply High | R[rd] = (R[rs1] * R[rs2])(127:64) | 2) |
| mulhu | R MULtiply High Unsigned | R[rd] = (R[rs1] * R[rs2])(127:64) | 6) |
| mulhsu | R MULtiply upper Half Sign/Uns | R[rd] = (R[rs1] * R[rs2])(127:64) | 1) |
| div, divw | R DIVide (Word) | R[rd] = (R[rs1] / R[rs2]) | 2) |
| divu | R DIVide Unsigned | R[rd] = (R[rs1] % R[rs2]) | 1) |
| rem, remw | R REMAinder (Word) | R[rd] = (R[rs1] % R[rs2]) | 1,2) |
| remu, remuw | R REMAinder Unsigned (Word) | R[rd] = (R[rs1] % R[rs2]) | |

RV64A Atomic Extension

| | | | |
|----------------------|---------------------|--|------|
| amoadd.w, amoadd.d | R ADD | R[rd] = M[R[rs1]], M[R[rs1]] = M[R[rs1]] + R[rs2] | 9) |
| amoand.w, amoand.d | R AND | R[rd] = M[R[rs1]], M[R[rs1]] = M[R[rs1]] & R[rs2] | 9) |
| amomax.w, amomax.d | R MAXimum | R[rd] = M[R[rs1]], if (R[rs2] > M[R[rs1]]) M[R[rs1]] = R[rs2] | 9) |
| amomaxu.w, amomaxu.d | R MAXimum Unsigned | R[rd] = M[R[rs1]], if (R[rs2] > M[R[rs1]]) M[R[rs1]] = R[rs2] | 2,9) |
| amomin.w, amomin.d | R MINimum | R[rd] = M[R[rs1]], if (R[rs2] < M[R[rs1]]) M[R[rs1]] = R[rs2] | 9) |
| amominu.w, amominu.d | R MINimum Unsigned | R[rd] = M[R[rs1]], if (R[rs2] < M[R[rs1]]) M[R[rs1]] = R[rs2] | 2,9) |
| amoor.w, amoor.d | R OR | R[rd] = M[R[rs1]], M[R[rs1]] = M[R[rs1]] R[rs2] | 9) |
| amoswap.w, amoswap.d | R SWAP | R[rd] = M[R[rs1]], M[rs2] = M[R[rs1]] | 9) |
| amoxor.w, amoxor.d | R XOR | M[R[rs1]] = M[R[rs1]] ^ R[rs2] | 9) |
| lr.w, lr.d | R Load Reserved | R[rd] = M[R[rs1]], reservation on M[R[rs1]] | |
| sc.w, sc.d | R Store Conditional | if reserved, M[R[rs1]] = R[rs2], R[rd] = 0; else R[rd] = 1 | |

CORE INSTRUCTION FORMATS

| | 31 | 27 | 26 | 25 | 24 | 20 | 19 | 15 | 14 | 12 | 11 | 7 | 6 | 0 |
|-----------|-------|--------------|---------------------|-----|-----|-------|----|-------------|----|----|----|---|---|--------|
| R | func7 | | rs2 | | rs1 | func3 | | rd | | | | | | Opcode |
| I | | imm[11:0] | | | rs1 | func3 | | rd | | | | | | Opcode |
| S | | imm[11:5] | | rs2 | | func3 | | imm[4:0] | | | | | | opcode |
| SB | | imm[12:10:5] | | rs2 | | func3 | | imm[4:1:11] | | | | | | opcode |
| U | | | imm[31:12] | | | | | rd | | | | | | opcode |
| UJ | | | imm[20:10:11:19:12] | | | | | rd | | | | | | opcode |

REGISTER NAME, USE, CALLING CONVENTION


| REGISTER | NAME | USE | SAVER |
|----------|----------|-------------------------------------|--------|
| x0 | zero | The constant value 0 | N.A. |
| x1 | ra | Return address | Caller |
| x2 | sp | Stack pointer | Callee |
| x3 | gp | Global pointer | -- |
| x4 | tp | Thread pointer | -- |
| x5-x7 | t0-t2 | Temporaries | Caller |
| x8 | s0/fp | Saved register/Frame pointer | Callee |
| x9 | s1 | Saved register | Callee |
| x10-x11 | a0-a1 | Function arguments/Return values | Caller |
| x12-x17 | a2-a7 | Function arguments | Caller |
| x18-x27 | s2-s11 | Saved registers | Callee |
| x28-x31 | t3-t6 | Temporaries | Caller |
| f0-f7 | ft0-ft7 | FP Temporaries | Caller |
| f8-f9 | fs0-fs1 | FP Saved registers | Callee |
| f10-f11 | fa0-fa1 | FP Function arguments/Return values | Caller |
| f12-f17 | fa2-fa7 | FP Function arguments | Caller |
| f18-f27 | fs2-fs11 | FP Saved registers | Callee |
| f28-f31 | ft8-ft11 | R[rd] = R[rs1] + R[rs2] | Caller |

IEEE 754 FLOATING-POINT STANDARD


$$(-1)^s \times (1 + \text{Fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$$

where Half-Precision Bias = 15, Single-Precision Bias = 127, Double-Precision Bias = 1023, Quad-Precision Bias = 16383

IEEE Half-, Single-, Double-, and Quad-Precision Formats:



MEMORY ALLOCATION



SIZE PREFIXES AND SYMBOLS

| SIZE | PREFIX | SYMBOL | SIZE | PREFIX | SYMBOL |
|------------------|--------|--------|------------------|--------|--------|
| 10 ³ | Kilo- | K | 2 ¹⁰ | Kibi- | Ki |
| 10 ⁶ | Mega- | M | 2 ²⁰ | Mebi- | Mi |
| 10 ⁹ | Giga- | G | 2 ³⁰ | Gibi- | Gi |
| 10 ¹² | Tera- | T | 2 ⁴⁰ | Tebi- | Ti |
| 10 ¹⁵ | Peta- | P | 2 ⁵⁰ | Pebi- | Pi |
| 10 ¹⁸ | Exa- | E | 2 ⁶⁰ | Exbi- | Ei |
| 10 ²¹ | Zetta- | Z | 2 ⁷⁰ | Zebi- | Zi |
| 10 ²⁴ | Yotta- | Y | 2 ⁸⁰ | Yobi- | Yi |
| 10 ³ | milli- | m | 10 ¹⁵ | femto- | f |
| 10 ⁶ | micro- | μ | 10 ¹⁸ | atto- | a |
| 10 ⁹ | nano- | n | 10 ²¹ | zepto- | z |
| 10 ¹² | pico- | p | 10 ²⁴ | yocto- | y |