
CALL, RISC-V Procedures

Discussion 5: September 30, 2019

1 CALL

The following is a diagram of the CALL stack detailing how C programs are built and executed by machines:



1.1 What is the Stored Program concept and what does it enable us to do?

Instructions = Data

It is the idea that instructions are just the same as data, and we can treat them as such. This enables us to write programs that can manipulate other programs!

Program may modify other programs,

1.2 How many passes through the code does the Assembler have to make? Why?

Two, one to find all the label addresses and another to convert all instructions while resolving any forward references using the collected label addresses.

- 1.3Describe the six main parts of the object files outputed by the Assembler (Header,
Text, Data, Relocation Table, Symbol Table, Debugging Information).((4-ta)
 - Header: Size and position of other parts
 - Text: The machine code
 - Data: Binary representation of any data in the source file (think static memory)

- 2CALL, RISC-V Procedures
 - Relocation Table: Identifies lines of code that need to be "handled" by Linker (jumps to external labels (e.g. lib files), reference to static data)
 - Symbol Table: List of file labels and data that can be referenced across files
 - (-g flag) • Debugging Information: Additional information for debuggers

1.4

```
Which step in CALL resolves relative addressing? Absolute addressing?
Assembler, Linker US ince We know when in our cade we want to jvap to it is just
Assembler, Linker US tatic off set in our code thus we can calculate this in the Assenty
For absolute addressing we will not know where libraries etewill
2 Assembling RISC-V bestored til the linker.
```

Let's say that we have a C program that has a single function sum that computes the sum of an array. We've compiled it to RISC-V, but we haven't assembled the RISC-V code yet.

1	.import	print.s	<pre># print.s is a different file</pre>
2	.data		
3	array:	.word 1 2 3 4 5	
4	.text		Wo for avipe + addi (we want to get invation which shald be for additing the correct parting plus a well for additing the formed offset) is if it is larger than for fithere. you would need by takes why 0x 2FF to a scaller then 0x800
5	sum:	la t0, array 🗲 pse	Ust the correct pation plus a well
6		li t1, 4 – pseud o	for accit, the formed offset)
7		mv t2, x0 <i>L</i> pseud	12 It it is larger than the fithere. you would need I vitably
8	loop:	blt t1, x0, end	why 0x 7 FE + 0x 7 FF. or smaller then 0x 800
9		slli t3, t1, 2	immediate Ann Since we have 12 bits in an addi
10		addi t3, t0, t3	12 bits the largert is signertend since it is two scorp. with
11		lw t3, 0(t3)	if it is larger than 0x7 FF. Or smaller than 0x800 immediate AND we signer that is two scorp. With 0x700 ingest value is 0x7FF the smaller that 0x800 immediate AND we signer that is two scorp. With 0x700
12		add t2, t2, t3	jal x 1 100 p Laka. disregard next instructions address.
13			
14		j loop psculo	al x in a construction of the value
15	end:	mv a0, t2 - PSel	add au nu x at to into a 0
16		jal ra, print_int	Jal × 1/100 Cara and good rear the value 30! gadd a0, t2, x Allwe want is to more the value # Defined in print.s

Which lines contain pseudoinstructions that need to be converted to regular RISC-V 2.1instructions?

5, 6, 7, 14, 15.

la becomes the auipc and addi instructions.

li becomes an addi instruction here (e.g. li t0, $4 \rightarrow addi$ t0, x0, 4).

mv becomes an addi instruction (i.e. mv rd, $rs \rightarrow addi rd, rs, 0$).

j becomes a jal instruction (e.g. j loop \rightarrow jal x0, loop).

2.2 For the branch/jump instructions, which labels will be resolved in the first pass of the assembler? The second?

loop (in j loop) will be resolved in the first pass since it's a backward reference. Since the assembler will have kept note of where end is in the first pass, it will resolve end in blt t1, x0, end in the second pass.

Let's assume that the code for this program starts at address $0 \times 00061C00$. The code below is labelled with its address in memory (think: why is there a jump of 8 between the first and second lines?).

There's a jump of 8 because 1a is a pseudoinstruction that gets translated to two regular RISC-V instructions!

1	0x00061C00:	sum:	la t0, array 🗲
2	0x00061C08:		li t1, 4
3	0x00061C0C:		mv t2, x0
4	<u>0x00061C10</u> :	loop:	blt t1, x0, end
5	0x00061C14:	$\mathbf{)}$	slli t3, t1, 2
6	0x00061C18:		addi t3, t0, t3
7	0x00061C1C:		lw t3, 0(t3)
8	0x00061C20:		add t2, t2, t3
9	0x00061C24:		addi t1, t1, -1
10	0x00061C28:		j loop
11	0x00061C2C:	end:	mv a0, t2
12	0x00061C30:		jal ra, print_int

2.3 What is in the symbol table after the assembler makes its passes?

			Label	Address
Label	Address	or	sum	0x00061C00
sum	0x00061C00		loop	0x00061C10
			end	0x00061C2C

Normally, one would assume that both the loop and end labels would be included in the symbol table—and that's perfectly valid answer given that an isolated assembler would have no way to tell the difference between the three labels.

However, we stated at the beginning of this problem that this file is compiled from C code. If we have a integrated compiler, assembler, and linker (e.g. gcc), then it will know from the compilation phase which labels are for functions and which ones aren't. As such, it will only put the function labels in the symbol table since those are the only ones that other files can reference.

2.4 What's contained in the relocation table?

array and print_int.

Since array is defined in the static portion of memory, there's no way the assembler could know where it will be located (relative to the program counter) until the program actually executes. We recall that the static portion of memory is above the code portion of memory. Since we haven't linked other files with this one yet (that's done in the linker phase!), we don't know how much code we'll have, so we don't know where the static portion of memory will begin! Also, other files may declare items in static memory, and the assembler won't know how these are specifically ordered when the program is finally loaded.

Similarly, print_int is defined in a different file, so the assembler doesn't know

where it will be in the final executable. That will be decided in the linking stage.

RISC-V Addressing 3

We have several *addressing modes* to access memory (immediate not listed):

- 1. Base displacement addressing adds an immediate to a register value to create a memory address (used for lw, lb, sw, sb).
- 2. PC-relative addressing uses the PC and adds the immediate value of the instruction (multiplied by 2) to create an address (used by branch and jump instructions).
- 3. Register Addressing uses the value in a register as a memory address. For instance, jalr, jr, and ret, where jr and ret are just pseudoinstructions that get converted to jalr.

ts to address byte addresse

ad dre s

we can address from with pc

derivation for word [2", 2"-1]

Jumps have 20 sits w/ impl, 24

19 219-17 half wordson

[-2", 2"-1]. Fh,3 F31 Lacane

[-218, 218-1] words.

Southave

What is range of 32-bit instructions that can be reached from the current PC using a branch instruction?



3.1

The immediate field of the branch instruction is 12 bits. This field only references addresses that are divisible by 2, so the immediate is multiplied by 2 before being added to the PC. Therefore, the branch immediate can move PC in the range of $[-2^{12}, 2^{12} - 1]$ bytes. If we're in a version of RISC-V that has 2-byte instructions, then this corresponds to a range of $[-2^{-11}, 2^{11} - 1]$ instructions. The instructions we use, however, are 4 bytes so they reside at addresses that are divisible by 4 not 2. Therefore, we can only reference half as many 4-byte instructions as before, and the IPnerestrict this to half me range of 4-byte instructions is $[-2^{10}, 2^{10} - 1]$ revillaivie Kiss

What is the range of 32-bit instructions that can be reached from the current PO 17tcs fit than half word this 3.2using a jump instruction?

The immediate field of the jump instruction is 20 bits. Similar to above, this immediate is multiplied by 2 before added to the PC to get the final address. Since the immediate is signed, we have a range of $[-2^{20}, 2^{20} - 1]$ bytes, or $[-2^{19}, 2^{19} - 1]$ zero thus 2 (6. tr in really 2-byte instructions. As we actually want the number of 4-byte instructions, we so we can highly ess $\int 2^2$ actually can reference those within $[-2^{18}, 2^{18} - 1]$ instructions of the current PC. $\approx \int -2$

3.3 Given the following RISC-V code (and instruction addresses), fill in the blank fields for the following instructions (you'll need your RISC-V green card!).

terrz ()	1	0x002cff00: loop:	add t1, t2, t0	
126	2	0x002cff04:	jal (ra), foo	0x6F
:2=7	3	0x002cff08:	bne t1, zero, loop	0x63
:0=5 ra=1	4 5	 0x002cff2c: foo:	jr ra	$r_{a} = 0 \times 0.02 \text{ cff}$
1 4 2 1	1 2	0x002cff00: loop: 0x002cff04:	add t1, t2, t0 jal ra, foo	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
	3 4		bne t1, zero, loop $0 \times 2 C$	1 0x3F 0 6 1 0xC 1 0x63 12 10:5 Y52 Y51 tunes 4:1 (1
20	006	»×0 0000 0/000		is cut out ! It is implicit in the instruction
0 × 0		19:12	4 9 this	

5 0x002cff2c: foo: jr ra ra = <u>0x002cff08</u>